Exhibit "A"

037465913

Invention disclose	ure submission	rtel-Patent-Dept-	atherrem	NoTWOOD7	NORTEL
Complete all sections and send to the Nortel-Patent Dept-etr- OTTAWA, Canada: Patent Dept., 0265, NTPAT or HARLOW, UK: Patent Dept., HALO5 or RICHARDSON, USA: Patent Dept., Mail Stop C-0419, RICH1				Rec'd. 17 Mar 98 Attny/Agent	MORTHERN TELECO
Invention Tide					
Method for Ser				Small Buffers From The Se	
	Corres		be directed	to the first-named inventor Residence and post office:	
Wegner	-	bert	-		
Name usually k Norbert	nown as:				
Global ID					
Phone	Location WINNIPE	Department CPE	Mailstop n/a	Occupation	Fax
Signature		Date		Citizen of CANADA	
2) Blame of Super	rvisor or divisional head			(5) Project Number	
Bernard Brown				n/a	
ome of AVP Repu	orted to:			(6) Indicate your LOB Wireless Networks	
Signature		Date	·	If Advanced Technology, please indicate which group. Please Make a Selection	
Fechnical field					
		•	.,		
3) Date of first wri	itten description.			Key words for searching	
				·	
	ocen discussed with othe	rs? If so, please	complete.		
Outside Nortei	To Whom? When?		•	 	
Was there a Non-I	Disclosure Agreement in (place?		Are you aware of any immine	ent future disclosures? Please detail.
Inside Nortel	To Whom?				
	When?			1	
I) Which products	will use this invention?		•	(7) Is the invention relevant	to a Standards activity?
•			. !		
				If so give details:	
				(8) Does this invention orise (external organization? no	rom any arrangement involving any
	•		.	Organization	
				Contract no.	

ng his March 12/98 visit.	
ng his March 12/98 visit.	
•	
	•
	:
	•

Page 2

TECHNICAL INFORMATION (continued)

No. TW0007

(c) What other solutions have been tried and what were their shortcomings?

- 1. We tried modifying the arbitration algorithm to continue granting the PCI bus to a card until it finished a transfer without getting a disconnect. The intention of doing this was to maintain the byte order of the ATM cells. This didn't work because it resulted in the ATM cells being written to the bridge as two bursts instead of one when a disconnect occured. Even though the byte order of the cell is intact in the bridge, the bridge will transmit the cell as two separate bursts, not one single burst. This allows the arbiter on the primary side of the bridge to grant the bus to another initiator that is sending to the same target as the bridge between sending the first and second part of the cell from the bridge. This will prevent the cell from the bridge from arriving intact at the target.
- 2. We tried adjusting the priority of the bridges on the primary side to keep the bridge buffers empty. This only works if there are 2 or less initiators on the secondary side and only one secondary bus. The bridge we were using has a buffer large enough to hold only 2 1/2 ATM cells. If 3 or more initiators were to burst cells to the bridge back to back, the bridge may not be able to write out the first cell before the last cell arrived which would result in a disconnect and the breaking up of the ATM cell.
- 3. We investigated redesigning our target cards to provide a seperate buffer for each initiator. The cost and board area of this approach were not attractive and the idea was dropped.
- 4. We talked about having very large buffers on the bridge. This would require customization of the off-the-shelf bridge chip which is not a short term option. This is probably the best long term solution but it did not meet our time requirements.

(d) What are the specific elements or steps that solved the problem. Please provide high level details.

ATM cells are kept intact while crossing the bridge by preventing disconnects from happening in the middle of the burst of an ATM cell to the bridge. This is done by ensuring there is enough room in the buffer to receive a complete ATM cell. If there isn't enough room the arbiter inhibits grants to all initiators on the bus.

(o) What is the commercial value of the invention to Nortel and Nortel's major competitors? (see guidelines)

This method allows the following: use of bridges to expand slot count in a CPCI chassis, use of a PCI bus for both control and data transfer, use of a single receive buffer on target cards.

The Compact PCI spec. limits the number of slots per PCI bus to 8 including the processor board. This leaves 7 useable expansion slots. With 2 bridges in a chassis we can add an additional 2 PCI busses to allow 19 expansion slots in a chassis.

(1) Full legal name of first	inventor (inclu	de middle initi	Residence address (and post office address if different)			
Wegner	Norbert	•				
Global ID					•	
Phone	Location WINNIPEG		nt Mailstop n/a	Occupation	Fax	
Signature		Da	te	Citizen of CANADA	1 = 17	
Contractor Information				Any other agreement(s) with y	our agency.	
Agency worked for						
Non disclosure agreement	with Nortel			Please specify		
Exhibit B of the Master Sc	rvices agreeme	ent with your e	gency			
1) Full legal name of 2nd in				Residence address (and pos	st office address if different)	
Peter A.	w att	ached	tbd	10.00		
Phone	Location WINNIPE	Department NNE	Mailstop n/a	Occupation	Fax	
Signature		Date		Citizen of UKRAINE		
ontractor Information				Any other agreement(s) with yo	out agency.	
Agency worked for						
Non disclosure agreement	with Nortel			Please specify		
Exhibit B of the Master Ser	vices agreeme	nt with your a	gengy			
				Residence address (and post	a setting addresses if differents	
1) Full legal name of 3rd in	ventor linelude	miopie initiali		Residence address (and posi	Collica angless it different	
Phone	Location	Department	Mailstop	Occupation	Fax	
Signature Date				Citizen of		
ontractor Information				Any other agreement(s) with yo	ur agency.	
Agency worked for			i	Please specify		
Non disclosure agreement v	vith Nortel			LIBOOG SPEALLA		
Exhibit B of the Master Serv	vices agreemer	nt with your ag	ency			
) Full legal name of 4th inv	entor (include	mīddle initial)		Residence address (and post	office address if different)	
hone	Location	Department	Mailstop	Occupation	Fax	
lignature		Date	-	Citizen of		
ntractor information				Any other agreement(s) with you	ır agency.	
agency worked for			1			
v tremeetge studolocib nov	ith Nortel			Please specify		
xhibit 8 of the Master Serv	ices agreemen	t with your ago	incy			
					page	

What other solutions have been tried?

- 1. We tried modifying the arbitration algorithm to continue granting the PCI bus to a card until it finished a transfer without getting a disconnect. The intention of doing this was to maintain the byte order of the ATM cells. This didn't work because it resulted in the ATM cells being written to the bridge as two bursts instead of one when a disconnect occured. Even though the byte order of the cell is intact in the bridge, the bridge will transmit the cell as two seperate bursts, not one single burst. This allows the arbiter on the primary side of the bridge to grant the bus to another initiator that is sending to the same target as the bridge between sending the first and second part of the cell from the bridge. This will prevent the cell from the bridge from arriving intact at the target.
- 2. We tried adjusting the priority of the bridges on the primary side to keep the bridge buffers empty. This only works if there are 2 or less initiators on the secondary side and only one secondary bus. The bridge we were using has a buffer large enough to hold only 2 1/2 ATM cells. If 3 or more initiators were to burst cells to the bridge back to back, the bridge may not be able to write out the first cell before the last cell arrived which would result in a disconnect and the breaking up of the ATM cell.
- 3. We investigated redesigning our target cards to provide a seperate buffer for each initiator. The cost and board area of this approach were not attractive and the idea was dropped.
- 4. We talked about having very large buffers on the bridge. This would require customization of the offthe-shelf bridge chip which is not a short term option. This is probably the best long term solution but it did not meet our time requirements.

What are the specific elements or steps that solved the problem and how do they do it?

ATM cells are kept intact while crossing the bridge by preventing disconnects from happening in the middle of the burst of an ATM cell to the bridge. This is done by ensuring there is enough room in the buffer to receive a complete ATM cell. If there isn't enough room the arbiter inhibits grants to all initiators on the bus.

What is the commercial value of the invention to Nortel and Nortel's major competitors?

This method allows the following: use of bridges to expand slot count in a CPCI chassis, use of a PCI bus for both control and data transfer, use of a single receive buffer on target cards.

The Compact PCI spec. limits the number of slots per PCI bus to 8 including the processor board. This leaves 7 useable expansion slots. With 2 bridges in a chassis we can add an additional 2 PCI busses to allow 19 expansion slots in a chassis.

Sending ATM Cells Across PCI to PCI Bridges With Small Buffers From The Secondary to Primary Side

Problem:

Nortel -BWA is using the PCI bus as a medium to transfer ATM cells between cards in a chassis based Compact PCI product. Since the Compact PCI bus is limited to 8 loads per bus segment PCI to PCI bridges are used to extend the number of slots that can be supported in a single chassis. In order to maximize the bandwidth of the PCI bus, all cards in the system transfer their outgoing ATM cells by performing a write burst of a 14 Dword ATM cell to a preprogrammed target address. Using writes to transfer data allows write posting across PCI to PCI bridges which maximizes bandwidth utilization. If the target address is on a different bus segment than the initiator, the burst will be write posted into the bridge's buffer. If an initiator is bursting an ATM cell across the bridge and the bridge buffer fills up, then the bridge will do a target disconnect even if the ATM cell has not been completely transferred. The arbiter will grant the bus to the next initiator which will write a complete ATM cell over top of the partial ATM cell that is already in the buffer. The initiator that was disconnected will finish sending its ATM cell when it is next granted the bus. If all of the cells crossing the bridge were to the same target address, the cells will be corrupted when they arrive at the target because of the disconnect that happened while crossing the bridge.

Certain cards in the system, such as modems and cell multiplexers, will have multiple cards writing to a single FIFO target location on that card. In order for these cards to operate properly the 14 DWord bursts must be written into the FIFO as complete cells and not as partial cells, i.e. the ATM cells must arrive in their entirety and not be broken up.

A summary of the problem is that target disconnects must be prevented when data from multiple initiators intended for a single target address crosses a PCI to PCI bridge to ensure that ATM cells arrive intact.

Solution:

The CPCI architecture is as shown in figure 1. Arbitration on Bus 1 is controlled by the Host to PCI bridge that physically resides on the host CPU. Arbitration on Busses 2 and 3 is controlled by the PCI to PCI bridge connected to them. The following assumptions are made when using this architecture:

- all cards that have a target address on them that will be simultaneously written to by multiple initiators must be on the Bus 1.
- all cards that have a target address on them that will be simultaneously written to by multiple initiators must never cause a "target disconnect with data" when being written to. "Target disconnect without data" is acceptable because the cycle is terminated before any data is sent.

Based on these assumptions, disconnects must only be prevented when data is being written from busses 2 or 3 to bus 1. This is because disconnects are only a problem when multiple initiators are writing to a single target which by definition is on bus 1.

Disconnects on busses 2 and 3 are avoided by preventing any of the cards on the secondary bus from being granted the bus when there isn't enough room in the bridge buffer for a complete ATM cell. A counter exists on the PCI to PCI bridge module that is incremented when a card on its secondary side starts a write transaction to the bridge. The write may be a single word or a multi DWord burst and will be referred to a data unit. The counter is decremented when the bridge successfully completes a write transaction on its primary side. The counter is not decremented if the bridge gets a target disconnect since this indicates that the data unit was not completely sent. If the counter value is equal to the maximum number of data units that the secondary to primary buffer on the bridge can hold, then the arbitration on the secondary bus is parked and the bus is granted to the bridge whether it is requesting or not. Arbitration is not affected when the count value is less than this maximum value. The size of the data unit is assumed to the maximum size of a burst which is 14 DWords.

Figure 1 - Nortel - BWA Compact PCI Architecture

Counting data units requires only a small counter and thus minimal hardware resources. The limitation to this method is that it assumes that all data units are the same size, which is generally the case. If the size of the data units varies, the buffer is inefficiently utilized. If the size of the data units varies an extension of this method is to count DWords instead of data units and to disable the grants to the secondary bus if there is not enough room for the maximum size of a burst. This requires more hardware to implement.

Exhibit "A"

737465913

Invention disclosure submission
Complete all sections and send to the Nortel Patent Dept at:
OTTAWA, Canada: Patent Dept., 0265, NTPAT
or HARLOW, UK: Patent Dept., HALOS
or RICHARDSON, USA: Patent Dept., Mail Stop C-0419, RICH1

0274

No. TW0007

Rec'd.

Attny/Agent

17 Mar 98

NERTE HORTHERN TELECE

	ending ATM	Cells Acros	ss PCI to PCI E	Bridges With	Small Buffers From The Sec	ondary to Primary Side
· · ·					to the first-named inventor o	
(1) Full legal na	me of first in				Residence and post office a	
Wegner	inc of the		bert	-	Ī	
Name usually Norbert Global ID	known as:					
Phone		Location WINNIPE	Department CPE	Mailstop n/a	Occupation	Fax
Signature	·		Date		Citizen of CANADA	,
(2) Name of sup	ervisor or div	isional head	•		(5) Project Number	
Bernard Brown		****			n/a	
Name of AVP Re					(6) Indicate your LOB	
			Date		Wireless Networks	
Signature			Date		If Advanced Technology, please indicate which group. Please Make a Selection	
echnical field						
	·					-
3) Date of first w	vritten descrip	tion.		·	Key words for searching	
las this invention	been discuss	sed with other	ra? If so, please	complete.		
Outside Nortel	To Whom?		····			
When?						
Was there a Non-Disclosure Agreement in place?			Are you aware of any imminen	t future disclosures? Please detail.		
Inside Nartel To Whom?						
	When?					
	ts will use this	s invention?	Ī	· 	(7) Is the invention relevant to	a Standards activity?
) Which product			·			_
) Which product				• [If so give details:	
) Which product				í		
) Which product						
1) Which product			÷			
) Which product			÷	·		m any anangement, involving any

Contract no.

(b) What is the problem solved by the invention? Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.			TECHNICAL INFORMATION	No.	TWOO
Refer to documentation submitted to JP Fortin during his March 12/98 visit. (b) What is the problem solved by the invention? Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Notes to the problem solved by the invention? Notes to the problem solved by the invention? Refer to documentation submitted to JP Fortin during his March 12/98 visit.	(a) Brief	description of the Invention			
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.			JP Fortin during his March 12/98 visit.		
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.			·		
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.		•			
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.	 				_
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					•
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.				•	
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
Refer to documentation submitted to JP Fortin during his March 12/98 visit.	Refer to documentation submitted to JP Fortin during his March 12/98 visit.					
			o documentation submitted to J	P Fortin during his March 12/98 visit.		
			o documentation submitted to J	P Fortin during his March 12/98 visit.		
			o documentation submitted to J	P Fortin during his March 12/98 visit.		
			o documentation submitted to J	P Fortin during his March 12/98 visit.		
			o documentation submitted to J	P Fortin during his March 12/98 visit.		•
			o documentation submitted to J	P Fortin during his March 12/98 visit.		•
			o documentation submitted to J	P Fortin during his March 12/98 visit.		•
\cdot			o documentation submitted to J	P Fortin during his March 12/98 visit.		•
			o documentation submitted to J	P Fortin during his March 12/98 visit.		•
			o documentation submitted to J	P Fortin during his March 12/98 visit.		•
			o documentation submitted to J	P Fortin during his March 12/98 visit.		•
			o documentation submitted to J	P Fortin during his March 12/98 visit.		•

TECHNICAL INFORMATION (continued)

TW0007 No.

(c) What other solutions have been tried end what were their shortcomings?

0274

- 1. We tried modifying the arbitration algorithm to continue granting the PCI bus to a card until it finished a transfer without getting a disconnect. The intention of doing this was to maintain the byte order of the ATM cells. This didn't work because it resulted in the ATM cells being written to the bridge as two bursts instead of one when a disconnect occured. Even though the byte order of the cell is intact in the bridge, the bridge will transmit the cell as two seperate bursts, not one single burst. This allows the arbiter on the primary side of the bridge to grant the bus to another initiator that is sending to the same target as the bridge between sending the first and second part of the cell from the bridge. This will prevent the cell from the bridge from arriving intact at the target.
- 2. We tried adjusting the priority of the bridges on the primary side to keep the bridge buffers empty. This only works if the are 2 or less initiators on the secondary side and only one secondary bus. The bridge we were using has a buffer large enough to hold only 2 1/2 ATM cells. If 3 or more initiators were to burst cells to the bridge back to back, the bridge may not be able to write out the first cell before the last cell arrived which would result in a disconnect and the breaking up of ATM cell.
- 3. We investigated redesigning our target cards to provide a seperate buffer for each initiator. The cost and board area of this approach were not attractive and the idea was dropped.
- 4. We talked about having very large buffers on the bridge. This would require customization of the off-the-shelf bridge chip which is not a short term option. This is probably the best long term solution but it did not meet our time requirements.

d) What are the specific elements or steps that solved the	

ATM cells are kept intact while crossing the bridge by preventing disconnects from happening in the middle of the burst of an ATM cell to the bridge. This is done by ensuring there is enough room in the buffer to receive a complete ATM cell. If there isn't enough room the arbiter inhibits grants to all initiators on the bus.

(e) What is the commercial value of the invention to Nortel and Nortel's major competitors? (see guidelines)

This method allows the following: use of bridges to expand slot count in a CPCI chassis, use of a PCI bus for both control and data transfer, use of a single receive buffer on target cards.

The Compact PCI spec. limits the number of slots per PCI bus to 8 including the processor board. This leaves 7 useable expansion slots. With 2 bridges in a chassis we can add an additional 2 PCI busses to allow 19 expansion slots in a chassis.

Additional Inventors / Contractor Information

0274

No. TW0001

(1) Full legal name of first	Inventor finctur	le middle loiti	al)	Residence address (and po	st office address if different)
				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•••
Wegner	Norbert	•			
Global ID					•
Phone	Location WINNIPEG	Departme CPE	nt Mailstor n/a	Occupation	Fax
Signature	·	Da	te	Citizen of CANADA	
Contractor Information				Any other agreement(s) with y	our agency.
Agency worked for					_
Non disclosure agreement	with Nortel			Please specify	
Exhibit 8 of the Master Se	ervices agreeme	nt with your s	gency		
					a time address if different
(1) Full legal name of 2nd i				Residence address (and pos	t office address if different)
Peter A.	ur watte	echtol-	tbd		
Phone	Location WINNIPE	Department NNE	Mailstop n/a	Occupation	Fax
Signature		Date		Citizen of UKRAINE	
ontractor information		***************************************		Any other agreement(s) with yo	ur agency.
Agency worked for					
Non disclosure agreement	with Nortel			Please specify	
Exhibit B of the Master Se	rvices agreemen	it with your a	gency		
1) Full legal name of 3rd in	ventor (include (middle (nitial)		Residence address (and post	office address if different)
Phone	Location I	Department	Mailstop	Occupation	Fax
Signature		Date		Citizen of	
ontractor Information				Any other agreement(s) with you	ur agency.
Agency worked for					
Non disclosure agreement v	with Nortel			Please specify	
Exhibit B of the Master Ser	vices agreement	t with your ag	ency		
I) Full legal name of 4th înv	rentor (include n	niddle initial)		Residence address (and post	office address if different)
				•	_
hone	Location C	Department	Mailstop	Occupation	Fax
ignature		Date		Citizen of	
intractor Information		<u> </u>		Any other agreement(s) with you	г адепсу.
gency worked for				•	
Non disclosure agreement with Nortel				Please specify	•
xhibit B of the Master Serv	ices agreement	with your age	endy		
d from < 604 602 0274 > at 2/40/0	9 4-95-49 BM (Fact	ione Atomaloud Ti			

What other solutions have been tried?

0274

- 1. We tried modifying the arbitration algorithm to continue granting the PCI bus to a card until it finished a transfer without getting a disconnect. The intention of doing this was to maintain the byte order of the ATM cells. This didn't work because it resulted in the ATM cells being written to the bridge as two bursts instead of one when a disconnect occured. Even though the byte order of the cell is intact in the bridge, the bridge will transmit the cell as two seperate bursts, not one single burst. This allows the arbiter on the primary side of the bridge to grant the bus to another initiator that is sending to the same target as the bridge between sending the first and second part of the cell from the bridge. This will prevent the cell from the bridge from arriving intact at the target.
- 2. We tried adjusting the priority of the bridges on the primary side to keep the bridge buffers empty. This only works if there are 2 or less initiators on the secondary side and only one secondary bus. The bridge we were using has a buffer large enough to hold only 2 1/2 ATM cells. If 3 or more initiators were to burst cells to the bridge back to back, the bridge may not be able to write out the first cell before the last cell arrived which would result in a disconnect and the breaking up of the ATM cell.
- 3. We investigated redesigning our target cards to provide a seperate buffer for each initiator. The cost and board area of this approach were not attractive and the idea was dropped.
- 4. We talked about having very large buffers on the bridge. This would require customization of the offthe-shelf bridge chip which is not a short term option. This is probably the best long term solution but it did not meet our time requirements.

What are the specific elements or steps that solved the problem and how do they do it?

ATM cells are kept intact while crossing the bridge by preventing disconnects from happening in the middle of the burst of an ATM cell to the bridge. This is done by ensuring there is enough room in the buffer to receive a complete ATM cell. If there isn't enough room the arbiter inhibits grants to all initiators on the bus.

What is the commercial value of the invention to Nortel and Nortel's major competitors?

This method allows the following: use of bridges to expand slot count in a CPCI chassis, use of a PCI bus for both control and data transfer, use of a single receive buffer on target cards.

The Compact PCI spec. limits the number of slots per PCI bus to 8 including the processor board. This leaves 7 useable expansion slots. With 2 bridges in a chassis we can add an additional 2 PCI busses to allow 19 expansion slots in a chassis.

Sending ATM Cells Across PCI to PCI Bridges With Small Buffers From The Secondary to Primary Side

Problem:

Nortel -BWA is using the PCI bus as a medium to transfer ATM cells between cards in a chassis based Compact PCI product. Since the Compact PCI bus is limited to 8 loads per bus segment PCI to PCI bridges are used to extend the number of slots that can be supported in a single chassis. In order to maximize the bandwidth of the PCI bus, all cards in the system transfer their outgoing ATM cells by performing a write burst of a 14 Dword ATM cell to a preprogrammed target address. Using writes to transfer data allows write posting across PCI to PCI bridges which maximizes bandwidth utilization. If the target address is on a different bus segment than the initiator, the burst will be write posted into the bridge's buffer. If an initiator is bursting an ATM cell across the bridge and the bridge buffer fills up, then the bridge will do a target disconnect even if the ATM cell has not been completely transferred. The arbiter will grant the bus to the next initiator which will write a complete ATM cell over top of the partial ATM cell that is already in the buffer. The initiator that was disconnected will finish sending its ATM cell when it is next granted the bus. If all of the cells crossing the bridge were to the same target address, the cells will be corrupted when they arrive at the target because of the disconnect that happened while crossing the bridge.

Certain cards in the system, such as modems and cell multiplexers, will have multiple cards writing to a single FIFO target location on that card. In order for these cards to operate properly the 14 DWord bursts must be written into the FIFO as complete cells and not as partial cells, i.e. the ATM cells must arrive in their entirety and not be broken up.

A summary of the problem is that target disconnects must be prevented when data from multiple initiators intended for a single target address crosses a PCI to PCI bridge to ensure that ATM cells arrive intact:

Solution:

The CPCI architecture is as shown in figure 1. Arbitration on Bus 1 is controlled by the Host to PCI bridge that physically resides on the host CPU. Arbitration on Busses 2 and 3 is controlled by the PCI to PCI bridge connected to them. The following assumptions are made when using this architecture:

- all cards that have a target address on them that will be simultaneously written to by multiple initiators must be on the Bus 1.
- all cards that have a target address on them that will be simultaneously written to by multiple initiators must never cause a "target disconnect with data" when being written to. "Target disconnect without data" is acceptable because the cycle is terminated before any data is sent.

Based on these assumptions, disconnects must only be prevented when data is being written from busses 2 or 3 to bus 1. This is because disconnects are only a problem when multiple initiators are writing to a single target which by definition is on bus 1.

Disconnects on busses 2 and 3 are avoided by preventing any of the cards on the secondary bus from being granted the bus when there isn't enough room in the bridge buffer for a complete ATM cell. A counter exists on the PCl to PCl bridge module that is incremented when a card on its secondary side starts a write transaction to the bridge. The write may be a single word or a multi DWord burst and will be referred to a data unit. The counter is decremented when the bridge successfully completes a write transaction on its primary side. The counter is not decremented if the bridge gets a target disconnect since this indicates that the data unit was not completely sent. If the counter value is equal to the maximum number of data units that the secondary to primary buffer on the bridge can hold, then the arbitration on the secondary bus is parked and the bus is granted to the bridge whether it is requesting or not. Arbitration is not affected when the count value is less than this maximum value. The size of the data unit is assumed to the maximum size of a burst which is 14 DWords.

Figure 1 - Nortel - BWA Compact PCI Architecture

Counting data units requires only a small counter and thus minimal hardware resources. The limitation to this method is that it assumes that all data units are the same size, which is generally the case. If the size of the data units varies, the buffer is inefficiently utilized. If the size of the data units varies an extension of this method is to count DW ords instead of data units and to disable the grants to the secondary bus if there is not enough room for the maximum size of a burst. This requires more hardware to implement.